N3ASIC Based Nanowire Volatile RAM

Publication Files

Publication Medium:

in Proceedings of IEEE International Conference on Nanotechnology (IEEE NANO)


pp. 1097-1101

Year of Publication:



As CMOS technology advances into the nanoscale, the continuous push for low power, high performance, and dense volatile memory is reaching its limit. Moreover, in the nanometer regime complex design rules and manufacturing costs are escalating as it is getting increasingly difficult to control manufacturing process parameters. In this paper, we propose a novel 10 transistor based volatile Nanowire Random Access Memory (10T-NWRAM) which is highly scalable and manufacturing friendly since it is based on the very regular N3ASIC fabric. Besides, it has the potential to be significantly faster and low leakage alternative to SRAM since high performance nanowire FETs and dynamic logic is used for memory architecture.

Research Category