High Performance Memory Systems

An Analysis of Scalar Memory Accesses in Embedded and Multimedia Systems

In an earlier paper about the FlexCache Project, we described our vision of a multipartitioned cache where memory accesses are separated based on their static predictability and memory footprint, and managed with various compiler controlled techniques supported by instruction set architecture extensions, or with traditional hardware control.

PDF icon PDF193.45 KB
Subscribe to RSS - High Performance Memory Systems